

# PAW3021J1: Optical Finger Navigation Device

## General Description

The PAW3021J1 is an Optical Finger Navigation (OFN) device. It is capable of finger motion speed detection – up to 24 IPS on small area of touch cover window. The XY navigation output comes with finger movement.

In addition, it has an on-chip oscillator and integrated LED to minimize external components. There are no moving parts, thus provide high reliability and less maintenance for the end users. Precision optical alignment is also not required, facilitating high volume assembly. The device is programmed via registers through either I<sup>2</sup>C or SPI interface port. It is packaged into an 18-pin FPC device for ease of assembly via ZIF connector.

## Key Features

- Automotive grade Chip
- Compliant to AEC-Q100 grade 3
- Precise optical motion estimation technology
- Motion detection up to 24 inch/sec @ PORON<sup>®</sup> surface
- Resolution: 200 to 2000 CPI (counts per inch)
- Operation mode
  - Free navigation mode

- Directional modes - 2 / 4 / 8 directions
- Hardware reset for flexible system control
- Sunlight resistant

## Applications

- In-Vehicle Infotainment System
- Finger navigation in HID

## Key Parameters

Parameter	Value
Operating Temperature	-40 to 85°C
Supply Voltage	VDDM: 3.0 to 3.6V VDDIO: 1.62 to 3.6V VDDIO ≤ VDDM
Interface	4-wire SPI/I <sup>2</sup> C
Tracking speed	Max 24 inch/sec @ PORON <sup>®</sup> surface
Acceleration	6g @ PORON <sup>®</sup> surface
CPI Resolution	200 to 2000 CPI (default 1000)
Operating Current	Typical: 4mA (with I/O toggle)
Note: Including LED current	Without finger touch: 13mA Sleep State: 2mA

## Ordering Information

Part Number	Description	Package Type	Packing Type	MOQ
PAW3021J1	Optical Finger Navigation Device	18-pin FPC device with 0.5mm contact pitch	Tray	1800 PCS

For any additional inquiries, please contact us at <http://www.pixart.com>



## Table of Contents

PAW3021J1: Optical Finger Navigation Device .....	1
General Description .....	1
Key Features .....	1
Applications .....	1
Key Parameters .....	1
Ordering Information .....	1
Table of Contents .....	2
List of Figures .....	4
List of Tables .....	5
<b>1.0 Introduction .....</b>	<b>6</b>
1.1 Overview .....	6
1.2 Block Diagram .....	6
1.3 Terminology .....	7
1.4 Pin Assignment and Signal Description .....	8
<b>2.0 Operating Specification .....</b>	<b>9</b>
2.1 Absolute Maximum Ratings .....	9
2.2 Recommended Operating Conditions .....	9
2.3 DC Electrical Characteristics .....	10
2.4 AC Electrical Characteristics .....	10
2.5 Effective Operation Region .....	11
<b>3.0 Mechanical Specifications .....</b>	<b>12</b>
3.1 Mechanical Dimension .....	12
3.2 Package Marking Identification .....	12
3.3 Packing Information .....	13
3.3.1 Device Orientation .....	13
<b>4.0 Design References .....</b>	<b>14</b>
4.1 Reference Schematic .....	14
4.2 FPC Bending Requirement .....	15
<b>5.0 Power Management .....</b>	<b>16</b>
5.1 Power Sequence .....	16
5.2 Power State .....	17
5.2.1 State Description .....	17
5.2.2 State Diagram .....	17
5.2.3 State Transition .....	18
5.3 Reset .....	19
5.3.1 Power-on Reset .....	19
5.3.2 Hardware reset by NRESET pin .....	19
5.3.3 Software Reset .....	19
5.4 Related Registers .....	19
<b>6.0 Control Interface .....</b>	<b>20</b>
6.1 Interface Selection .....	20
6.2 Four-Wire SPI Interface .....	20
6.2.1 Transmission Protocol .....	20

- 6.2.2 Write Operation.....21
- 6.2.3 Read Operation.....21
- 6.2.4 Timing Specifications .....22
- 6.3 I<sup>2</sup>C Interface .....23
  - 6.3.1 I<sup>2</sup>C Bus Overview.....23
  - 6.3.2 Data Transfer Format.....24
  - 6.3.3 I<sup>2</sup>C Bus Timing.....25
- 7.0 System Control .....26
  - 7.1 System Initialization .....26
    - 7.1.1 Power-on Setup Time .....26
    - 7.1.2 Initial Flow .....26
    - 7.1.3 Initial Setting.....27
    - 7.1.4 Related Registers .....27
  - 7.2 Registers Access .....28
    - 7.2.1 Registers Address Mapping.....28
    - 7.2.2 Register Bank Switching.....28
    - 7.2.3 Write\_Protect.....28
    - 7.2.4 Related Registers .....28
  - 7.3 Output.....29
    - 7.3.1 Touch Detection .....29
    - 7.3.2 Output Access – Polling Method .....30
    - 7.3.3 Output Access - Interrupt Method .....31
    - 7.3.4 Data Corruption.....32
    - 7.3.5 Related Registers .....32
  - 7.4 CPI Resolution .....33
    - 7.4.1 CPI Settings.....33
    - 7.4.2 Related Registers .....33
- 8.0 Registers.....34
  - 8.1 Register Map.....34
  - 8.2 Register Description.....35
- Revision History .....42

## List of Figures

Figure 1. Device Appearance .....	6
Figure 2. Block Diagram .....	6
Figure 3. Effective Operation Region .....	11
Figure 4. OFN Device Outline Drawing .....	12
Figure 5. Marking Location Information .....	12
Figure 6. Device Orientation and Order on the Tray.....	13
Figure 7. Tray Stack Definition .....	13
Figure 8. Reference Schematic.....	14
Figure 9. FPC Bending Requirement.....	15
Figure 10. Power-On sequence .....	16
Figure 11. Power-Off Sequence .....	16
Figure 12. Power State Diagram.....	17
Figure 13. Power-Saving State Transition Mechanism.....	18
Figure 14. Transmission Protocol.....	20
Figure 15. Write Operation .....	21
Figure 16. Read Operation .....	21
Figure 17. NCS vs SCLK Timing Requirement .....	22
Figure 18. MOSI Setup and Hold Time During Write Operation.....	22
Figure 19. Start and Stop Cconditions .....	23
Figure 20. Valid Data.....	23
Figure 21. Write Cycle.....	24
Figure 22. Read Cycle.....	24
Figure 23. I <sup>2</sup> C Bus Timing .....	25
Figure 24. Power-on Sequence Requirement.....	26
Figure 25. Initial Flow .....	26
Figure 26. Read Direction Data with Polling Mode .....	30
Figure 27. MOTION Pin Function.....	31
Figure 28. Read Motion Data with Interrupt Method.....	31
Figure 29. Example of Lost Data When Internal Buffer Reach limit .....	32

## List of Tables

Table 1. Absolute Maximum Ratings .....	9
Table 2. Recommended Operating Conditions .....	9
Table 3. DC Electrical Characteristics .....	10
Table 4. AC Electrical Characteristics .....	10
Table 5. Interface selection.....	20
Table 6. SPI Timing Specifications .....	22
Table 7. I <sup>2</sup> C Slave Address .....	23
Table 8. I <sup>2</sup> C Bus Timing Specification.....	25
Table 9. Non-Bank Register.....	34
Table 10. Bank0 Register Map .....	34
Table 11. Bank1 Register Map .....	34
Table 12. Direction of Motion Data Mapping to <i>XY_Orientation</i> .....	39

## 1.0 Introduction

### 1.1 Overview

The PAW3021J1 is an FPC device consists of OFN chip, optical lens and cover. The OFN chip is a high-performance CMOS-process optical chip with integrated DSP serving as a non-mechanical motion estimation engine for finger navigation. An infrared LED is integrated in the OFN device, serving as the light source. It is based on optical navigation technology which measures variation in position by optically acquiring sequential surface images (frames) and mathematically determining the direction and magnitude of movement. The movement of  $\Delta X$  and  $\Delta Y$  are available in the registers accessed via serial port.

**Note:** Throughout this document PAW3021J1 is referred as the device.



Figure 1. Device Appearance

### 1.2 Block Diagram




Figure 2. Block Diagram

### 1.3 Terminology

Term	Description
CMOS	Complementary Metal-oxide Semiconductor
CPI	Counts per inch
ESD	Electrostatic Discharge
FPS	Frame Per Second
FW	Firmware
GND	Ground signal
I <sup>2</sup> C	Inter-integrated Circuit
IPS	inches per second
MSB	Most Significant Bit
LSB	Least Significant Bit
NA	Not Applicable
OFN	Optical Finger Navigation
R	Read
SPI	Serial Peripheral Interface
W	Write

## 1.4 Pin Assignment and Signal Description

Pin No.	Signal Name		Type	Description
	I <sup>2</sup> C	4-wire SPI		
1	GND_ESD	GND_ESD	Ground	Ground for enhancing ESD protection.
2	NC	NC	NC	No connection
3	SDA	MISO	I/O	SDA pin for I <sup>2</sup> C interface MISO pin for 4-wire SPI interface
4	ID1	NCS	Input	Slave ID selection for I <sup>2</sup> C interface NCS pin for 4-wire SPI interface (low active)
5	ID0	MOSI	Input	Slave ID selection for I <sup>2</sup> C interface MOSI pin for 4-wire SPI interface
6	MDSEL	MDSEL	Input	To select I <sup>2</sup> C or 4-wire SPI interface Low : I <sup>2</sup> C interface High : 4-wire SPI interface
7	SCL	SCLK	Input	Clock pin for I <sup>2</sup> C / 4-wire SPI
8	VDDIO	VDDIO	Power	I/O power supply (1.62 to 3.6V) VDDIO ≤ VDDM
9	VDDM	VDDM	Power	Main power supply (3.0 to 3.6V)
10	GND	GND	Ground	Ground
11	VDD18V	VDD18V	Power	Internal regulator output and should be connected a 0.22μF capacitor to ground
12	VDD28V	VDD28V	Power	Internal regulator output and should be connected a 0.1μF capacitor to ground
13	NC	NC	NC	No connection
14	NC	NC	NC	No connection
15	NRESET	NRESET	Input	System reset (active low)
16	NC	NC	NC	No connection
17	MOTION	MOTION	Output	Motion interrupt (active low)
18	GND_ESD	GND_ESD	Ground	Ground for enhancing ESD.



## 2.0 Operating Specification

### 2.1 Absolute Maximum Ratings

Table 1. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Storage Temperature	T <sub>STG</sub>	-40	85	°C	
DC Supply Voltage	VDDM	3.0	3.6	V	VDDIO ≤ VDDM
DC Input Voltage	VDDIO	1.62	3.6	V	All I/O pin, VDDIO ≤ VDDM
Air ESD for I <sup>2</sup> C	ESD <sub>I2C_A</sub>		± 25	kV	Air ESD for I <sup>2</sup> C interface
Contact ESD for I <sup>2</sup> C	ESD <sub>I2C_C</sub>		± 15	kV	Contact ESD for I <sup>2</sup> C interface
Air ESD for 4SPI	ESD <sub>4SPI_A</sub>		± 25	kV	Air ESD for 4-wire SPI interface
Contact ESD for 4SPI	ESD <sub>4SPI_C</sub>		± 15	kV	Contact ESD for 4-wire SPI interface

#### Notes:

1. At room temperature.
2. Maximum Ratings are those values beyond which damage to the device may occur.
3. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum-rated conditions is not implied.
4. Functional operation should be restricted to the Recommended Operating Conditions.

### 2.2 Recommended Operating Conditions

Table 2. Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Ambient Temperature	T <sub>A</sub>	-40	-	85	°C	
Power Supply Voltage	VDDM	3.0	3.3	3.6	V	VDDIO ≤ VDDM
IO Supply Voltage	VDDIO	1.62	3.3	3.6	V	VDDIO ≤ VDDM
Supply Noise	V <sub>Npp</sub>	-	-	100	mV	Peak to peak within 10k – 80 MHz
Resolution (CPI: Counts per inch)	RES	200	1000	2000	CPI	1000 CPI ± 10% for both X and Y axis Based on X_CPI_Setting = 20 Y_CPI_Setting = 20 @ 25°C on PORON® Surface (P#: 4790-92-12039-04p)
SPI Clock Frequency	F <sub>SCLK</sub>	-	-	1	MHz	
I <sup>2</sup> C Clock Frequency	F <sub>SCL</sub>	-	-	400	kHz	
Tracking Speed	TS	-	-	24	IPS	Inch per second (IPS) @ 25°C on PORON® surface (P#: 4790-92-12039-04p)
Acceleration	ACC	6	-	-	g	@ 25°C on PORON® surface (P#: 4790-92-12039-04p)

**Note:** PixArt does not guarantee the performance if the operating temperature is beyond the specified limit.

### 2.3 DC Electrical Characteristics

Electrical Characteristics are defined under recommended operating conditions. Typical working temperature is 25°C and VDDM=VDDIO=3.3V

Table 3. DC Electrical Characteristics

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply current for chip when finger is moving on OFN	I <sub>DDN</sub>	-	1.7		mA	Not including LED current, without interface I/O toggle
Supply current for LED when finger is moving on OFN	I <sub>LEDN</sub>	-	2.3		mA	
Supply current for device when finger leaves OFN	I <sub>N_FINGER</sub>		13		mA	Including chip and LED
Supply current for device at Sleep state	I <sub>sleep</sub>		2		mA	Including chip and LED
Supply current for device at Power Down state	I <sub>DDPD</sub>	-	10	-	µA	Including chip and LED
Input voltage HIGH	V <sub>IH</sub>	0.8 x VDDIO	-		V	
Input voltage LOW	V <sub>IL</sub>			0.2 x VDDIO	V	
Output voltage HIGH	V <sub>OH</sub>	0.8 x VDDIO	-		V	
Output voltage LOW	V <sub>OL</sub>			0.2 x VDDIO	V	

### 2.4 AC Electrical Characteristics

Electrical Characteristics are defined under recommended operating conditions. Typical values at 25 °C and VDDM=VDDIO = 3.3V

Table 4. AC Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Power Down Delay Time	t <sub>PDR</sub>	-	-	800	µs	After setting PD_EnH bit in the Configuration register
Address and data delay time	t <sub>delay</sub>	2.75			µs	
Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>		-	300	ns	SDA
Data ready time after Reset	t <sub>reset</sub>	1			ms	Data ready time after Software or Hardware Reset

## 2.5 Effective Operation Region

The effective operation region of the device is a small square region which located around the center of the top cover and is depicted as Figure 3.




Figure 3. Effective Operation Region

### 3.0 Mechanical Specifications

#### 3.1 Mechanical Dimension





Figure 4. OFN Device Outline Drawing

#### 3.2 Package Marking Identification



Line A 

X	X	X	X	X	X
---	---	---	---	---	---

  
Line B 

X	X	X	X	X	X
---	---	---	---	---	---

Marking Instruction  
Line A: PXI Datecode  
Line B: Assembly Supplier\_sublot Trace Code

Figure 5. Marking Location Information

### 3.3 Packing Information

#### 3.3.1 Device Orientation

Each tray loaded with maximum 30 units. The device's Black Cover is always place at the top relatively. See Figure 6.



Figure 6. Device Orientation and Order on the Tray




Figure 7. Tray Stack Definition

An inner packing box consists of 10 trays of devices. (maximum 300 units).

An outer box consists of six inner packing boxes. Maximum 1800 units per shipment box (the outer box).

### 4.0 Design References

#### 4.1 Reference Schematic




Figure 8. Reference Schematic

#### 4.2 FPC Bending Requirement

If the FPC is required for bending, the requirements below need to be followed.

1. Distance from the bending region to cover edge must be at least 2.0mm
2. Bending radius must be at least 0.75mm
3. The allowable bending count must be less than 5 times.

FPC bending definition as shown in Figure 9.




Figure 9. FPC Bending Requirement